

# (12) UK Patent Application (19) GB (11) 2 097 564 A

(21) Application No 8206363  
(22) Date of filing 4 Mar 1982  
(30) Priority data  
(31) 8107246  
(32) 7 Mar 1981  
(33) United Kingdom (GB)  
(43) Application published  
3 Nov 1982  
(51) INT CL<sup>3</sup>  
G06F 15/16  
(52) Domestic classification  
G4A MP  
(56) Documents cited  
GB 1552086  
EP A 0022458  
EP A 0036766  
(58) Field of search  
G4A  
(71) Applicants  
British Aerospace Public  
Limited Company,  
100 Pall Mall,  
London SW1Y 5HR.


(72) Inventors  
Philip John Wadner,  
William Malcolm  
Kennerly,  
Anthony David  
King-Smith,  
Rodney John French,  
David Henry Hoole.  
(74) Agents  
British Aerospace PLC,  
(E. C. Dowler),  
Corporate Patents  
Department,  
Brooklands Road,  
Weybridge,  
Surrey,  
KT13 0SJ.

## (54) Spacecraft control system

(57) With the evolution of satellites which are required to carry multiple missions comes the need for spacecraft sub-systems to perform increasingly complex functions. These could be carried out by using vastly more complicated conventional units containing standard random logic elements, but in order to retain a high degree of reliability and flexibility in implementation with a minimum penalty in terms of overheads such as mass and power requirement, long life-time computers are needed.

In the system described a spacecraft computer function is split among a number of microcomputer modules 1 which interface 4 to and communicate using a serial data bus 3 mechanism. A particular Addressable Serial Bus Interface Circuit device is described.


Fig. 1.



The drawings originally filed were informal and the print here reproduced is taken from a later filed formal copy.

1/13


Fig. 1.




2/13

Fig. 2.

STANDARD SERIAL BUS INTERFACE




3/13




4/13

Fig. 4A.



5/13

Fig. 4B.



6/13


Fig. 4C.

NOTE: ICs 1, 2, 3+  
SHALL BE LOGICALLY  
EQUIVALENT TO THE  
LS299 BUT WITH  
OPEN-COLLECTOR  
OUTPUTS AND  
TTL INPUTS (SEE  
PRS/UKST/+0871)

| CIRCUIT<br>REF | +5V<br>PIN | 0V<br>PIN | DEVICE<br>TYPE | DESCRIPTION                      |
|----------------|------------|-----------|----------------|----------------------------------|
| 1              | 20         | 10        | LS299          | 8 BIT UNIVERSAL REGISTER         |
| 2              | 20         | 10        | LS299          | 8BIT UNIVERSAL REGISTER          |
| 3              | 20         | 10        | LS299          | 8BIT UNIVERSAL REGISTER          |
| 4              | 20         | 10        | LS299          | 8BIT UNIVERSAL REGISTER          |
| 5              | 14         | 7         | LS393          | DUAL 4 BIT BINARY COUNTER        |
| 6              | 16         | 8         | LS151          | 1 OF 8 DATA MULTIPLEXER          |
| 7              | 16         | 8         | LS112          | DUAL J-K WITH CLEAR & PRESET     |
| 8              | 16         | 8         | LS112          | DUAL J-K WITH CLEAR & PRESET     |
| 9              | 16         | 8         | LS109          | DUAL J-K WITH CLEAR & PRESET     |
| 10             | 16         | 8         | LS109          | DUAL J-K WITH CLEAR & PRESET     |
| 11             | 14         | 7         | LS32           | QUAD 2-INPUT POSITIVE OR         |
| 12             | 16         | 8         | LS279          | QUAD $\bar{S}$ - $\bar{R}$ LATCH |
| 13             | 14         | 7         | LS51           | AND-OR-INVERT                    |
| 14             | 14         | 7         | LS86           | QUAD 2-INPUT EXCLUSIVE OR        |
| 15             | 14         | 7         | LS02           | QUAD 2-INPUT POSITIVE NOR        |
| 16             | 14         | 7         | LS02           | QUAD 2-INPUT POSITIVE NOR        |
| 17             | 14         | 7         | LS14           | HEX SCHMITT TRIGGER INVERTER     |
| 18             | 14         | 7         | LS04           | HEX INVERTER                     |
| 19             | 14         | 7         | LS04           | HEX INVERTER                     |
| 22             | 14         | 7         | LS08           | QUAD 2-INPUT AND                 |

7/13

Fig. 5.

WORD SYNC. AND START BIT DETECT TIMING (SCHEMATIC)






Fig. 6.


RECEIVE TIMING (SCHEMATIC)

8/13

5007602


9/13


Fig. 7. TRANSMIT TIMING (SCHEMATIC)



10/13

Fig. 8.





12/13

Fig. 10.  
INPUT CIRCUIT




Fig. 11.  
OUTPUT CIRCUIT





Fig. 12.  
SERIAL BUS CONNECTION



## SPECIFICATION

## Computer systems

5 This invention relates to computer systems which are required to have as high a level of reliability as possible commensurate with as low mass and as low power requirement as possible. 5

Such computer systems have particular, but not exclusive, utility in spacecraft, for example communication satellites, which may be required to remain operational for periods of say ten years with little or no maintenance.

10 According to one aspect of the present invention, a computer system includes at least one computer unit, at least one input/output unit, data bus interconnection means, and an interface unit connecting each computer unit and each input/output unit to the data bus interconnection means. 10

By such an arrangement it is found that not only can the computer unit or units be readily designed for high reliability but they can be duplicated where desired in a relatively simple manner to provide

15 redundancy. 15

Preferably, the or each computer unit is such as to form a complete microcomputer including a central processor, programs, and data memory. The units can be any available microcomputer, for example Ferranti F100L, or Texas Instruments 9900.

20 Preferably, the or each input/output unit is such as to provide an interface between the electronics associated with items of external equipment and the data bus interconnection means. 20

Preferably the data bus interconnecting means comprises two lines each connected to each interface unit. One line carries a common continuous clock signal whilst the other carries bidirectional serial messages.

25 Preferably each interface unit is such as to provide serial digital time-multiplexed data communication via the bus interconnection. Each unit preferably includes bus drive and receive circuitry together with transmit and receive logic. 25

These and further aspects of the present invention are described by way of example with reference to the accompanying drawings in which -

*Figure 1* illustrates a computer system in diagrammatic form,

*Figure 2* illustrates an interface unit connected to the data bus interconnection,

30 *Figure 3* illustrates a logic sequence for an interface unit, 30

*Figure 4* illustrates a circuit diagram for an interface unit,

*Figure 5* is a word synchronisation and start bit detect timing scheme for an interface unit,

*Figure 6* is a receive timing scheme for an interface unit,

*Figure 7* is a transmit timing scheme for an interface unit,

35 *Figure 8* illustrates the input/output signals associated with an interface unit, 35

*Figure 9* illustrates a serial message format,

*Figure 10* is an input circuit for an interface unit,

*Figure 11* is an output circuit for an interface unit,

40 *Figure 12* is a schematic arrangement of the connection between interface units and a data bus interconnection, and 40

*Figure 13* is similar to *Figure 2* but illustrating a typical bought out microcomputer coupled to an interface unit.

Referring initially to *Figure 1*, a computer system includes a plurality of self-contained microcomputers 1 each comprising a micro processor complete with information store and supporting logic circuitry, a 45 plurality of input/output units 2, and a data bus interconnection 3. Each unit 1 and 2 has an interface unit 4 45 connecting it to the data bus interconnection means 3.

Each input/output unit 2 provides a low level interface between the electronics associated with an item of external equipment and the serial data bus interconnection 3. In a satellite or spacecraft environment these input/output units 2 are associated with sensors, actuators, telemetry, and telecommand inputs for example.

50 The data bus connection 3 comprises two wires common to each interface unit 4. One wire carries a continuous clock signal to all units 4, and the other carries bi-directional data. The latter wire thus carries 50 serial messages between the units 4 and hence between any units 1 and 2.

A third wire is optional and provides for arbitration should more than one microcomputer unit 1 be incorporated in the system.

55 If required, due to the complexity of the system, a separate data bus control 5 and a separate timing unit 6 55 may be provided, each being connected to the data bus interconnecting means 3 by an interface unit 4.

Suitable interface units 4 are now described in detail with reference to *Figures 2* to *13*. Each unit 4 includes bus interface logic originally in the form of an uncommitted logic array such as the Ferranti ULA 5NO5 1J, and given a final customisation to the configuration of an addressable serial bus interface circuit (ASBIC). As

60 before described, this provides interconnection between each unit 1, and each unit 2 to the data bus interconnection means 3 and hence to one another. Each unit 4 performs all data synchronisation, address 60 detection, serial/parallel and parallel/serial conversion functions needed to achieve this.

Thus, the main functions of each unit 4 are

(a) Serial/parallel conversion,

65 (h) Parallel/serial conversion, 65

- (c) Message detection and bit synchronisation,
- (d) Address detection.

Its design can be summarised as follows. It centres around a 32 bit serial shift register (organised as two words  $\times$  16 bits) with parallel load and dump facilities. Serial messages are fed into this register, provided the unit 4 is not busy (i.e. any previously received data has been read out by the unit user), while the message address field is serially checked. If the address field matches the prewired address of the unit 4, a low level is output over the  $\overline{RXINT}$  signal line. The data received can then be accessed by the user over the 16 bit wide parallel data highway. Data can be transmitted over the serial bus 3 by loading the shift registers via the bidirectional parallel data highway using the transmit control inputs, and then pulsing the SEND input line. (See timing diagram Figure 7).

Each unit 4 uses a serial digital time-multiplexed scheme to communicate between up to 64 units connected in a system. The bus 3 consists of two wired connections between units 1 and 2 and, as previously mentioned, one forms a common continuous clock line distributed to all units 4.

The clock frequency can range from 500 kHz down to DC dependent upon system requirements. The second wire forms a common bidirectional data line used, for example in half-duplex mode, to carry messages between units 4 and hence any units 1 and/or 2.

Importantly, each unit 4 maintains synchronism to all messages on the data bus 3, whether or not it is busy (i.e. not able to read the message into its 32-bit register). Resynchronisation is automatically carried out on every message start bit received after the data bus has been inactive for at least one word length (32 bits).

Communication between units takes place using a 32-bit long serial word, according to a versatile message transfer protocol. Bit allocation within the serial word has been left as flexible as possible; however, certain minimum bit assignments have been made as follows and as illustrated in Figure 9:

|    |           |   |    |
|----|-----------|---|----|
| 25 | BIT 0     | Message Start Bit.  | 25 |
|    | BITS 1-6  | Unit address code- only the unit allocated this address will act upon the message received.   |    |
| 30 | BIT 7     | Broadcast - when this bit is set, all units connected to the serial bus act upon the message. | 30 |
|    | BITS 8-31 | User-assigned.  |    |
| 35 |           |   | 35 |

Referring now particularly to Figures 2 to 4, an interface unit 4 is described in detail. The description is conveniently partitioned as follows:

#### 40 *Bit Count* (see also serial message format Figure 9)

This comprises a dual 4-bit binary ripple counter (IC5) which is held in a reset state (count 0) at all times other than when a message is being either received or transmitted. The counter's 3 least significant bits are used by the Address Detect Logic, and bit count 8 (BIT 8) strobes the result of a comparison made on the destination address field of any incoming messages (bits 1-6). Bit count 32 terminates the transmit and receive sequences, causing a  $\overline{RXINT}$  signal at IC9B if the message received contained a valid destination address.

#### *Word Sync and Start Bit Detect* (See also timing diagram Figure 5)

Two separate functions are provided here. The first is to perform initial synchronisation of the bit counter following power-up of the bus interface logic.

It is possible that the interface could be powered up while a transfer is taking place on the serial data bus, making it impossible for the bit counter to synchronise to a start bit. This condition is allowed for by clearing the flip-flop IC2 0A at power up, which steers the data line signal DATAIN to the bit counter reset line (COUNT RESET) causing the counter to be reset to 0 every time a data bit is detected on the data bus line. This resetting persists until after the counter (IC5) has reached a count of 32, indicating that there has been no activity on the data bus for at least 32 bit times (1 word). Bit 32 causes the flip-flop IC1 0A to change state, removing the DATAIN count reset path through IC 13A pin 3, but allowing a new path through IC 13A pin 4 reset the bit counter and provide the second function of the logic block. This new reset signal is sourced by IC 7A (START COUNT), which holds the bit counter reset until the data bus line becomes active, indicating that a message start bit has arrived. This causes IC7A to change state removing the bit counter reset signal, allowing a count to be made of the incoming message bits. When the counter reaches Bit 32, flip-flop IC7A is cleared by RESET and once more applies a reset to the bit counter until another message start is detected.

#### *Address Detect*

Bits 1-6 of a serial message on the data bus contain the destination address of that message. This logic



(IC6, IC14A, IC7B and IC9A) compares the incoming address code with a hard-wired unit address pathcode. The address check is performed serially as each address bit arrives. IC7B flip-flop is held in a cleared condition until a start bit has been detected and the bus interface is free to receive a message, i.e. the internal data registers are not busy. IC6 is an 8:1 data multiplexer, with the module address patchcode hard-wired to inputs D1-D6. Inputs D0 and D7 are connected to the DATAIN line, so these bits of the incoming serial word always match the relevant input of the data multiplexer.

While the message bit counter counts through bits 0-7, a 3-bit count code is used to address the data multiplexer, which steers the appropriate input line to the exclusive or gate IC14A. This gate compares each incoming data bit to the patchcode bit selected by the multiplexer, and the gate output is clocked into flip-flop IC7B at the middle of each data bit time. If any of the bits fail to match, IC7B toggles and stays in that state until reset at the end of the incoming data word. If all incoming bits matched, IC7B remains in its cleared condition. At bit time 8 (i.e. at the end of the address field), IC9A is clocked and IC7B's output is strobed, either toggling IC9A or leaving it in a cleared condition. IC9A then indicates whether the incoming address matched the pre-wired module address patchcode, holding its state (ADDRESS OK) until it is reset by the user with a CLR.RX.INT signal.

#### *Busy and Interrupt Control*

IC9B provides the busy and interrupt control functions. It is preset at power-up to a 'not busy' state, i.e. RX INT (Receive Interrupt) is not active. The flip-flop is clocked at the end of an incoming data message, BIT 32, to check whether the messages' destination address matched the module's patchcode, or the Broadcast data bit (bit 7) was set in the message (for details of message format see Figure 9) this indicating that it was directed at all modules connected to the bus system. If either of these conditions are satisfied, IC9B toggles to make RX INT active. When the bus interface is being used within a unit 1, this signal will cause an interrupt to be raised at the microcomputer's CPU to indicate that a message has arrived that the interface needs servicing. The flip-flop can now only be reset by a signal from the user to CLR.RX.INT. The state of the flip-flop in addition to being used to raise an interrupt line, is fed back to flip-flop IC8A as a 'busy' status. IC8A is preset at the end of all incoming messages, and can only be set at the time a start bit is detected by IC7A and then only provided that IC9B is giving a 'not-busy' status via RX INT and RX INT signals.

Should a start bit be detected before the interface has been serviced by the user, and before IC9B has been reset, no address checking will take place on the message, and no data will be clocked into the interface shift registers. However, the bit counter is activated and the start bit logic is reset at BIT 32 (via RESET) to ensure that synchronisation to the data bus is not lost.

#### *Data Registers*

These are 4 8-bit serial in, serial out, registers with parallel load and dump facilities. The registers have open-collector outputs and TTL inputs. They are organised in a  $2 \times 16$  bit configuration, with a continuous serial data path, 32 bits in length. Only 16 output pins are used for access to the registers' parallel data lines, with each pair of registers being addressed via read and write control lines. The register contents are zeroed at power-up by applying a P.R. (Power Reset) signal to the register's MR (Master Reset) inputs.

#### *Receiving a Serial Message (see timing diagram Figure 6)*

The read/write control signals to the registers set all parallel output lines to a non-active state, and instruct the registers to shift data right. Data is clocked from the DATAIN line into the serial input DS<sub>0</sub> of IC1, out of the Q<sub>7</sub> serial output into DS<sub>0</sub> of IC2 and so on, until the message start bit reaches the Q<sub>7</sub> stage of IC4 (at BIT 32 time). The message is read by enabling the parallel open-collector output lines, one pair of registers at a time, by way of the READA/B and READC/D control signal inputs.

#### *Transmitting a Serial Message (see also timing diagram Figure 7)*

Data to be placed on the serial data bus is parallel loaded into the registers, one pair at a time, by way of the WRITEA/B and WRITEC/D control signals. The SHIFT mode status of the register is removed by resetting IC12A with a LOAD control signal, priming the registers for a parallel load operation.

The data presented is latched into the registers on the negative-going edge of a WRITE ENABLE control signal input by the user. When the registers have been loaded with the data to be transmitted, a SEND signal from the user allows the first serial data bit, IC4-Q<sub>7</sub>, on to the data bus via DATAOUT. This start bit is picked up by the start bit detect logic which begins to read the message. IC8B's ALLOW DATA output is used to change the phase of the clock being applied to the serial data registers (via IC14D). This ensures that each data bit is strobed into receiving interfaces half a clock pulse before DATAOUT is changed by the transmitting interface.

#### *Transmit Control*

The control lines used to load parallel data into the data registers, and initiate transmission of a serial message are WRITEA/B, WRITEC/D, LOAD, WRITE ENABLE and SEND. IC12A is a latch, which is set at power reset time to produce a SHIFT signal, used by the data registers to indicate that a serial right operating mode is required. The first control signal to be given by a user wishing to transmit a message is LOAD. This resets IC12A, removing the SHIFT mode control to the data registers. The data registers to be parallel-loaded

then have their WRITEA/B (or C/D) control line activated which sets a parallel load mode for that pair of registers. Data is presented to the parallel interface D0-D15 and is latched into the registers when a clock pulse is applied to the CL register inputs. After both pairs of registers have been loaded the SEND control line is pulsed by the user. This sets IC12A, the mode control inputs to the data register reverting to serial shift right operation, and also sets IC12B. This latch, together with IC8B, is reset at the end of each data bus message (RESET). The start bit of the message to be transmitted, held in register IC4, Q7, needs to be bit synchronised on to the data bus. This is performed by inhibiting the start bit, at IC15A, until IC8B flip-flop has detected a positive-going edge on the clock bus line. The flip-flop changes state and allows the start bit on to the data bus.

10

#### Clock Select

IC13B steers one of the two clock sources to the data register clock inputs. When the interface is being loaded with data in parallel form by the user, the registers are clocked by way of a negative-going edge at the WRITE ENABLE input. At all other times the registers operate in serial shift right mode, and use the clock signal derived from the system clock bus. The system clock runs continuously, but IC13B only allows the pulses through to the shift registers while a message is in the process of being received or transmitted. The phase of system clock presented to the shift registers depends on whether a message is being transmitted or received - this is so that data can be clocked out on to the data bus on the rising edge of CLOCK, and read from the data bus on the falling edge of CLOCK. The clock phase is changed at the exclusive or element IC14D, by way of the ALLOW DATA signal generated when the interface is transmitting data.

20

#### Interface unit 4 Input/Output Signal Functions (see also Figure 8)

Note that a positive logic convention is used here, thus a logical '0' condition is a 0V, or low, level and a logical '1' condition is a +5V, or high, level.

25

Pins 4 - 19 inclusive, Signal Name D0-D15 (16 lines) - these 16 bidirectional lines (with TTL inputs and open-collector outputs) are used to carry data that is either to be loaded into or read from the internal data registers. D0 is the first message bit to be received or transmitted, i.e. the least significant bit.

25

Pin 35 R<sub>X</sub>INT - in the logical '0' condition, this output indicates that a message has been received over the serial data bus with either a valid destination address field or with the Broadcast bit set.

30

An exception to this occurs following power-up of the unit 4. As soon as power reset has taken place, a synchronisation sequence is initiated during which the unit 4 reads from the serial data bus 3 waiting for a gap between messages of more than 32 bits. Once this gap has been detected, the unit 4 is synchronised and can effect bus transfers. R<sub>X</sub>INT is set to the logical '0' condition after power reset to indicate to the user that synchronisation has been achieved.

30

35

Pin 38, Data Out - this open-collector output line carries data from the data registers in serial form, for outputting to the serial data bus interface circuitry.

35

Pin 39, Reg. Clock - This line provides a clock signal, derived either from the system clock bus or the parallel data load clock. It is only present when a serial message is being either received or transmitted by the bus interface logic or when parallel data is being loaded. This signal is for use in units 1 or 2 where an external data register has been included. (see note 1 below).

40

40

Pin 37 ALLOW DATA - A logical '0' condition on this output indicates the precise time when a message start bit may be placed on to the serial data bus. This signal is for use in units 1 and 2 where an external data register has been included. (Note 1 - some applications may benefit by using special shift registers, e.g. to simplify integration of an 8-bit microprocessor or to allow parallel inputs to the registers to be hard-wired to '1' or '0' levels, as an alternative to the 16-bit bidirectional bussed configuration provided by the unit 4).

45

45

Pin 36, POWER RESET - in the logical '0' condition, this line indicates that a power-on reset is taking place.

Pins 23 to 28 inclusive, A0-A5 (6 lines) - these 6 input lines are normally wired to either a logical '0' or logical '1' level to indicate the address of a unit 1 or 2. A0 is the least significant bit of the message address field, and is the first address bit to arrive from the data bus. Unit address 0 will have all address lines connected to a logical '0' level, unit address 6 will have A0, A3, A4 and A5 connected to a logical '0' level and A1 and A2 connected to a logical '1' level. Any or all address lines may be connected to the DATAIN line, making any address lines so connected into 'don't care' bits.

50

50

Pin 3, READ A/B - A logical '0' level on this input enables the output lines of the data registers A/B - these registers contain the most significant 16 bits to arrive from the data bus - to allow the register contents to be read via the parallel highway, D0-D15.

55

55

Pin 2, READ C/D - A logical '0' level on this input enables the output lines of the data registers C/D; these registers contain the least significant 16 bits of the 32 bit word, i.e. the first 16 bits to arrive from the data bus - to allow the register contents to be read via the parallel data highway D0-D15.

Pin 21, WRITE A/B - A logical '0' condition on this line sets data registers A and B - the registers to contain the most significant 16 bits of the 32 bit word, i.e. the last 16 bits to be transmitted on the data bus - into their parallel load mode.

60

60

Pin 22, WRITE C/D - A logical '0' condition on this line sets data registers C and D - the registers to contain the least significant 16 bits of the 32 bit word, i.e. the first 16 bits to be transmitted on the data bus - into their parallel load mode.

65

65

Pin 34, WRITE ENABLE - A negative going pulse edge on this line causes data presented to the data

highway D0-D15 to be latched into either data registers *A/B* or *C/D* dependent upon the setting of the WRITE A/B and WRITE C/D input signals.

Pin 33, LOAD - A logical '0' pulse on this input removes the serial shift light mode setting from all four data registers. NB. This input signal must be at a logical '1' level when instructing the bus interface to transmit data by way of the SEND input, described below.

Pin 32, SEND - A logical '0' pulse on this input instructs the bus interface to transmit the 32 bits of data held in the data registers, commencing at the next positive-going edge of the bus systems clock (CLOCK).

Pin 31, CLR.RX INT - A logical '0' pulse on this input clears the RX INT output signal, and removes the bus interface's busy status, allowing the next complete message to be read from the data bus 3 into the data registers. The pulse must be a minimum of 8 clock cycles duration.

Pin 30 - DATA IN - this line carries data from the serial data bus interface circuitry for inputting in serial form to the data registers.

Pin 29 - CLOCK - this line carries the continuous bus system CLOCK pulses to the bus interface logic.

Pin 1 RESET CR - This input signal is used to apply a slow positive going edge to the reset input schmitt trigger. While the input voltage is below the schmitt trigger threshold, a reset condition is applied to the bus interface logic and the POWERRESET output line is held in a logical '0' condition.

When the input voltage exceeds the schmitt trigger threshold, the reset condition applied to the bus interface logic is released and the POWERRESET output line changes to a logical '1' condition.

Pin 40 + 5V - Power supply input connection.

Pin 20 0V - connected to 0V.

The serial bus input circuitry, (see Figure 10), is designed around an LM119 high speed comparator integrated circuit; this is a precision high speed dual comparator fabricated on a single monolithic chip.

Threshold level for noise immunity is set by resistors R2 and R4 with hysteresis provided by R3 to prevent oscillation when the device is switching. Diode D1 ensures that the serial bus input is protected against short circuits to 0V in the LM119 - short circuits to +5V can be resolved by removing power from the circuit.

The output circuit, (see Figure 11), is basically an open-collector driver made up of TR2 (2N2222A) which is permanently turned on whenever power is applied to the circuit, and TR1 (2N2369). TR2 and D1 afford 0V short circuit protection to the serial bus; R3 assists the turning on of TR1 and R4, which is a low impedance, gives a fast switch-off.

As previously referenced, there are two mandatory and one optional connections to be made between units 1 or 2 sharing the serial data bus. The direct links form a conceptually single-wire bus, no redundancy switching being needed to protect the wire itself against failure. Connections between the wire and each unit, though, do present a single point failure and this needs to be protected against by using two wires and two connections for each link (see Figure 12). The bus wires are individually screened to prevent crosstalk between the buses and to exclude noise induced signals from the bus system.

Figure 13 shows a unit 4 being used to connect a unit 1, in this case a Texas Instruments 9900 microcomputer, to the serial data bus 3. The unit 4 provides conversion of incoming serial messages into two parallel 16-bit words, and makes these words accessible to the microcomputer data highway. Data can also be loaded from the microcomputer into the unit 4, where it is converted to a serial 32-bit word and output to the serial data bus 3. An 'interrupt' signal RxINT is generated when a serial message has been read in from the data bus, and the message destination address matches the address patchcode hardwired to the unit 4 input pins. (An interrupt is also generated if the 'Broadcast' bit is set in the message, regardless of the destination address bit setting). The unit 4 interfaces on one side to the microcomputer parallel data bus, the microcomputer consisting of, typically, a Central Processing Unit, memory decoder, memory, timing circuitry and any support chips needed for the specific application of the microcomputer unit 1.

On the other side, circuitry to drive the single data bus line of item 3 perform threshold detection on incoming messages, and give single point failure protection is interposed between the actual bus wires and the unit 4 serial inputs and outputs.

## 50 CLAIMS

1. In a spacecraft, a distributed control system including a plurality of microprocessor-based computer system modules and a plurality of input/output modules coupled to each other by way of respective parallel/serial interface modules and a serial data communication bus.

2. A distributed control system for a spacecraft substantially as hereinbefore described with reference to the accompanying drawings.

**THIS PAGE BLANK (USPTO)**